IEEE Boston Section Tech Site IEEE Logo

Serving Eastern Massachusetts

Course Description

IEEE Logo
Course Name: Technical Currency: Introduction to Vital Electronics -- Building Reliable Embedded Systems with Programmable System on Chip (Cypress PSoC-3)
Organized by: IEEE Boston Section, Vital Electronics Forum, Cypress Semiconductor
Time & Date: 6:00 – 8:30 PM, April 14, 21, 28
Location: MIT Lincoln laboratory, 244 Wood Street, Lexington, MA
Senior Advisor: Dr. Andrzej Rucinski, Professor Electrical and Computer Engineering University of New Hampshire
Lecturers: Dr. Ted Kochanski, Director, Vital Electronics Institute, Member University of New Hampshire Critical Infrastructure Dependability Laboratory & Vital Electronics Forum
  Patrick Kane, Director, Cypress University Alliance, Cypress Semiconductor
With guest lectures by: By other designers of PSoC-based-applications
Free with Registration: Take Home Laboratory --- Cypress Programmable System-on-Chip Solution PSoC® 3 FirstTouch™ Starter Kit
  Web-based Lecture Notes + Cypress web tutorials http://www.cypress.com/?id=1573
  Note: 1 early registrant will win a Cypress PsoC Development Kit ($250 list)

Objective:

Enable the attendee to be introduced to Vital Electronics principles, and to build and take-home a functional high-performance embedded system based on the Cypress Programmable System-on-Chip Solution PSoC® 3 FirstTouch™ Starter Kit

Approach:

Hands-on introduction to reliable embedded system design in 3 classroom Sessions and 2 Take-Home Laboratory Exercises:

April 14:

April 21

April 28

Extras:

Mission:

To transfer a blend of the “State of the Practice” in high-level design of embedded processing systems, with the “State of the Art” in reconfigurable, programmable Systems-on-a-Chip.

Intended Audience:

Faculty, Engineers, and Engineering Managers interested in Applications of PSoCs in Embedded Systems and sensor networks

Benefits to attendees:

Introduction to Vital Electronics design principles -- Vital Electronics:

Introduction to Cypress PSoC® family Architecture, PSoC Integrated Development Environment, Target Development Platforms

Hands-on in-class and take-home labs with industry-standard software compatibility

Learn how to re-configure and modify the firmware of the PSoC® 3 FirstTouch™ Starter Kit demo applications: accelerometer, thermistor, CapSense™ touch sensing and CapSense™ proximity sensing.

Exposure to creating new applications from scratch using PSoC, design libraries of preconfigured firmware, proven user modules, and application notes with the ability to add sophisticated C or Assembly language code on-the-fly.

Recommended Background:

An interest in hands-on Systems Engineering, network Computing, and/or Sensor Networks. Some experience with C or other high-level languages, digital logic design, systems engineering or DSP applications is beneficial.

Format:

3 evening of 2+ hours each featuring: lectures; guided-tutorials and advanced demonstrations; homelabs (home-work practice with building PSoC applications); enrichment white papers and applications notes

Enrollment:

Limited to 30

Course Content:

Vital Electronics Principles: Founded on the synergistic interaction between Moore’s’ Law, Metcalfe’s Law, High-level System Design Tools and MEMS/NEMS sensors and actuators. Programmable Systems on a Chip (PSoC) such as Cypress Semiconductor’s PSoC® (1,2,3) family with the companion PSoC Creator tools are the key building blocks of Vital Electronics. PSoC-based Vital Electronics enable the implementation of reliable application-centric embedded systems easily interconnected with their peers in critical infrastructure and other crucial applications.

PSoC Architecture: Cypress PSoC® devices feature: an FPGA-like programmable interconnect fabric, configurable analog and digital blocks, 8 or 32 bit CPUs, Flash program memory, SRAM data memory, and configurable I/O integrated into a variety of compact packages. PSoCs allow rapid creation of systems, replacing multiple traditional MCU-based components, with one, low-cost single-chip programmable PSoC device.

High-level System Design Tools and Virtual Components: Cypress PSoC Creator integrated development environment combined with and proven and certified “design elements,” and other “virtual components” enable sophisticated designs to be rapidly completed, tested, and then modified as necessary with reduced Bill of Materials (BOM).

Networking: The Cypress CyFi™ low-power physically compact Direct Sequence Spread Spectrum (DSSS) transceiver, and the logically simple, small-memory footprint lightweight wireless network protocol stack, enables one to build wireless sensor networks incorporating up to 250 nodes to be designed using “drag-and-drop” tools.

Vital Embedded Computers: These PSoC-based Embedded Computers are more capable, reliable, energy-efficient, compact, and optimized to their tasks than general purpose computer systems. Vital Embedded Computers will form the key building blocks of reliable application-centric embedded systems that are easily networked.

Applications: Home / Building Automation (Smart Grid and Security); Human Input (Cap and Touch Sensing); Medical Devices and Well-Being Equipment; Industrial Process Monitoring and Control; Security, Structural Monitoring; Sports and Leisure; Asset Management, Robotics, Public Transportation.

The format encourages Open Discussion with attendees about other possible applications.

This Series of Lectures on Vital Electronics is a part of the on-going Systems Engineering Technical Currency Initiative.

Principle Lecturer’s Bios:

Andrzej Rucinski, Ph.D., Professor Electrical and Computer Engineering (ECE); Director of the Critical Infrastructure Dependability Laboratory (CIDLab), University of New Hampshire (UNH); and the Chief Scientist of the National Infrastructure Institute’s Center for Infrastructure Expertise in Portsmouth, New Hampshire. Dr. Rucinski has been involved with researching and teaching the design of high reliability microelectronics for decades. He recently Chaired: the IEEE 2009 Microelectronics Systems Education Conference (MSE ’09); Chairs Innovation and Events for IEEE Design Automation Technical Committee (DATC), and co-founded and Chairs the Vital Electronics Forum and I-GEMS Steering Committees.

Thaddeus P. Kochanski, Ph.D., (Ted), founding Director, Vital Electronics Institute, long-term member of the IEEE Boston Section Executive Committee, and “IEEE 3rd Millennium Awardee.” He currently chairs the Electron Devices Society Chapter, the Local Conferences and New Initiatives Committee, is editor of Electronic Publications, and a member of the Publications Committee and Continuing Education Committee. He co-authored with Profs. Andrzej Rucinski, and Don Bouldin, the chapter, “Paradigm Shifts in the Design of Microelectronic Systems,” in Pursuit of the 21st Century Golden key: Nurturing Young Generation to Grasp Opportunities in the 21st Century, National Chaio University Press (Taiwan);. Much of his current work involves developing curriculum and supporting technology for Critical Embedded Systems along with Professor Andrzej Rucinski at the University of New Hampshire where he co-founded the Critical Infrastructure Dependability Laboratory (CIDLab). He has organized and presented several Embedded Systems and Programmable Devices IEEE continuing education courses. He presented the tutorial “Microelectronics System Design in the Globalization Era,” (DATC Annual Meeting, Nov. 2007, San Jose) and U-Mass Dartmouth, and keynoted the 2009 Microelectronics Systems Education Conference (MSE 2009) in July in San Francisco, “Does it Matter If Moore’s Law is Ending: Using Microelectronics to build a safer, more secure, and more prosperous world“.

Patrick Kane, Cypress Semiconductor directs the global Cypress University Alliance program, and he personally presents over 15 PSoC, CyFi and related workshops yearly.

He joined the Cypress team in July 2006. Prior to joining Cypress he spent 13 ½ years at Xilinx in a variety of technical, sales, and marketing roles including FAE, Technical Training and a 4 year stint managing the Xilinx University Program. He has co-authored numerous papers, lab books and articles including “A University-Based Support Environment for the Xilinx University Program” (MSE 2001, Las Vegas), “New and Innovative Educational Material for Teaching Mixed Domain Embedded System Design to Undergraduate/Graduate Students” (ASEE 2008), and “XILINX Laboratory Manual to accompany Cook’s Digital Electronics with PLD Integration” (Prentice Hall, 2001)

Decision (Run/Cancel) Date for this Course is April 7

FEES

Payment received by April 2: IEEE Members $175

Payment received by April 2: Non-members $195

Payment received by April 2: Student $50

Payment received after April 2: IEEE Members $195

Payment received after April 2: Non-members $215

Payment received after April 2: Student $75

NOTE: Student attendance is subject to resource and facility capacity. Students must register via e-mail to Linda Scott at sec.boston@ieee.org.  Please include contact information including phone number and Linda will contact you for your payment information. 

On-line registration to this course is closed. You may register from 5:30PM - 6:00PM, Wednesday, April 14, 2010 at MIT Lincoln laboratory, 244 Wood Street, Lexington, MA or by calling the IEEE Boston Section office at 781-245-5405.